

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/903,239	07/11/2001	Delbert Raymond Cecchi	ROC920010130US1	9489	
75	90 10/16/2003		EXAM	INER	
Bryan W. Bockhop			NGUYEN, LONG T		
Arnall Golden Gregory LLP 1201 West Peachtree Street			ART UNIT	PAPER NUMBER	
Atlanta, GA 30309-3450			2816		
		•	DATE MAILED: 10/16/200	DATE MAILED: 10/16/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

		hu hu				
	Application No.	Applicant(s)				
•	09/903,239	CECCHI ET AL.				
Office Action Summary	Examiner	Art Unit				
	Long Nguyen	2816				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period we Failure to reply within the set or extended period for reply will, by statute, - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	6(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
1) Responsive to communication(s) filed on 23 S	eptember 2003 .					
2a) ☐ This action is FINAL . 2b) ☑ Thi	s action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) Claim(s) <u>1-10</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdraw	n from consideration.					
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-10</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) ☐ Claim(s) are subject to restriction and/or Application Papers	election requirement.					
9)☐ The specification is objected to by the Examiner	•					
10)☐ The drawing(s) filed on is/are: a)☐ accep	ted or b)⊡ objected to by the Exar	miner.				
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) \square The proposed drawing correction filed on <u>13 January 2003</u> is: a) \square approved b) \square disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) ☐ The oath or declaration is objected to by the Exa	aminer.					
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a))-(d) or (f).				
a) ☐ All b) ☐ Some * c) ☐ None of:						
 Certified copies of the priority documents 	1. Certified copies of the priority documents have been received.					
2. Certified copies of the priority documents	2. Certified copies of the priority documents have been received in Application No					
 3. Copies of the certified copies of the priori application from the International Bur * See the attached detailed Office action for a list of 	eau (PCT Rule 17.2(a)).	· ·				
14) Acknowledgment is made of a claim for domestic	priority under 35 U.S.C. § 119(e	e) (to a provisional application).				
a) ☐ The translation of the foreign language prov 15)☐ Acknowledgment is made of a claim for domestic	· ·					
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal F	(PTO-413) Paper No(s) Patent Application (PTO-152)				
S. Patent and Trademark Office	 					

U.S. Patent and Trademark Office PTOL-326 (Rev. 04-01)

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 9/23/03 has been entered.

Response to Amendment

2. The response and affidavit filed on 9/23/03 have been received and entered in the case.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Zhang (USP 6,313,696) in view of Sasaki (USP 5,039,873).

With respect to claim 1, Figure 2 of the Zhang reference discloses a differential amplifier which includes: an active differential amplification circuit (transistors 31, 34, 41-46, 38, and 35 in Figure 2) electrically coupled to a first input signal (ina), a second input signal (inb) and an output signal (out), the active differential amplification circuit (transistors 31, 34, 41-46, 38, and 35) also electrically coupled to a first voltage (Vdd) and a second voltage (GND) different from the first voltage (Vdd); and a bias circuit (transistors 32, 33, 36 and 37 in Figure 2) electrically

Page 3

Art Unit: 2816

coupled to the active differential amplification circuit (transistors 31, 34, 41-46, 38, and 35) for biasing the active differential amplification circuit (transistors 31, 34, 41-46, 38, and 35). The Zhang reference does not teach that the bias circuit (transistors 32, 33, 36 and 37) is a passive circuit. However, the Sasaki reference teaches that when a transistor is on, it is functionally equivalent to a resistor (see Figure 4c, and Col. 1, lines 21-22 of Sasaki). Therefore, because each of the gates of the transistors 32, 33, 36 and 37 of the bias circuit in Figure 2 of the Zhang reference is connected to a respective fixed power supply voltage (Vdd or Gnd) so transistors 32, 33, 36 and 37 will remain on during switching (Col. 7, lines 37-41 of Zhang), it would have been obvious to one having an ordinary skill in the art at the time the invention was made to substitute a resistor for each of the transistors 32, 33, 36 and 37 in Figure 2 of the Zhang reference because they are functionally equivalent and because it is well known in the art that the impedance of the passive resistor is inherently linear (evidence is shown in Col. 5, lines 20-21 of the Stockstad reference, USP 6,429,685). With such a modification, the bias circuit will be a passive bias circuit which includes four resistors. Note that this modification will also meet the functional language "for providing common-mode rejection while providing differential-mode amplification" on lines 1-2 and "the active differential ... the second input signal" on the last 4 lines of the claim because the structure of the modification is the same as the structure of the claimed invention (Figure 2).

With respect to claim 2, the above modification shows that the active differential amplification circuit (transistors 31, 34, 41-46, 38, and 35 in Figure 2 of Zhang) includes: a first transistor (34) having a first source electrically coupled to the first voltage (Vdd), a first gate electrically coupled to a first node (58) and a first drain (connected to node 52), the first node

(58) being a bias node; a second transistor (31) having a second drain (connected to node 50), a second gate electrically coupled to the first node (58) and a second source electrically coupled to the second voltage (GND) different from the first voltage (Vdd); a third transistor (38) having a third source electrically coupled to the first voltage (Vdd), a third drain (connected to node of 56) and a third gate electrically coupled to the first node (58); a fourth transistor (35) having a fourth drain (connected to node 54), a fourth gate electrically coupled to the first node (58) and a fourth source electrically coupled to the second voltage (GND); a fifth transistor (41) having a fifth source electrically coupled to the first voltage (Vdd), a fifth drain electrically coupled to a second node (the junction of transistors 41-43) and a fifth gate electrically coupled to the first node (58); a sixth transistor (44) having a sixth drain electrically coupled to a third node (junction of transistors 44-46), a sixth gate electrically coupled to the first node (58) and a sixth source electrically coupled to the second voltage (GND); a seventh transistor (42) having a seventh source electrically coupled to the second node (junction of transistors 41-43), a seventh drain electrically coupled to the second drain (the connection of transistors 42 and 31 at node 50), and a seventh gate electrically coupled to the first input signal (ina); an eighth transistor (45) having an eighth drain electrically coupled to the first drain (the connection of transistors 45 and 34 at node 52), an eighth source electrically coupled to the third node (junction of transistors 44-46) and an eight gate electrically coupled to the first input signal (ina); a ninth transistor (43) having a ninth source electrically coupled to the second node (junction of transistors 41-43), a ninth gate electrically coupled to the second input signal (inb) and a ninth drain electrically coupled to the fourth drain (the connection of transistors 43 and 35 at node 54); and a tenth transistor (46) having a tenth drain electrically coupled to the third drain (the connection of transistors 46 and

Page 4

Application/Control Number: 09/903,239

Art Unit: 2816

38 at node 56), a tenth gate electrically coupled to the second input signal (inb) and a tenth source electrically coupled to the third node (junction of transistors 45-46).

With respect to claim 3, the above modification also meet the limitation that the passive bias circuit includes: a first resistor (substituted for transistor 33 as discussed above with regard to claim 1) electrically coupling the first drain (node 52) to the first node (58); a second resistor (substituted for transistor 32 as discussed above with regard to claim 1) electrically coupling the second drain (node 50) to the first node (58); a third resistor (substituted for transistor 37 as discussed above with regard to claim 1) electrically coupling the third drain (node 56) to the output signal (out); and a fourth resistor (substituted for transistor 36 as discussed above with regard to claim 1) electrically coupling the fourth drain (node 54) to the output signal (out).

With respect to claim 4, Figure 2 of the Zhang reference shows that the first transistor (34), the third transistor (38), the fifth transistor (41), the seventh transistor (42) and the ninth transistor (43) each include a p-channel device.

With respect to claim 5, Figure 2 of the Zhang reference shows that the second transistor (31), the fourth transistor (35), the sixth transistor (44), the eighth transistor (45) and the tenth transistor (46) each include an n-channel device.

With respect to claim 6, Figure 2 of the Zhang reference shows that second voltage (GND) is electrically coupled to a common ground (GND).

With respect to claim 7, the above modification of Figure 2 of the Zhang reference as discussed in claim 1 also meets all of the limitations of claim 7 because the structure of this modification is the same as the structure of the claimed invention (Figure 2), e.g., the above modification is a differential amplifier which includes: a first transistor (34) having a first source

Art Unit: 2816

electrically coupled to the first voltage (Vdd), a first gate electrically coupled to a first node (58) and a first drain (connected to node 52), the first node (58) being a bias node; a second transistor (31) having a second drain (connected to node 50), a second gate electrically coupled to the first node (58) and a second source electrically coupled to a second voltage (GND) different from the first voltage (Vdd); a first resistor (substituted for transistor 33 as discussed above with regard to claim 1) electrically coupling the first drain (node 52) to the first node (58); a second resistor (substituted for transistor 32 as discussed above with regard to claim 1) electrically coupling the second drain (node 50) to the first node (58); a third transistor (38) having a third source electrically coupled to the first voltage (Vdd), a third drain (connected to node of 56) and a third gate electrically coupled to the first node (58); a fourth transistor (35) having a fourth drain (connected to node 54), a fourth gate electrically coupled to the first node (58) and a fourth source electrically coupled to the second voltage (GND); a third resistor (substituted for transistor 37 as discussed above with regard to claim 1) electrically coupling the third drain (node 56) to an output signal (out); and a fourth resistor (substituted for transistor 36 as discussed above with regard to claim 1) electrically coupling the fourth drain (node 54) to the output signal (out); a fifth transistor (41) having a fifth source electrically coupled to the first voltage (Vdd), a fifth drain electrically coupled to a second node (the junction of transistors 41-43) and a fifth gate electrically coupled to the first node (58); a sixth transistor (44) having a sixth drain electrically coupled to a third node (junction of transistors 44-46), a sixth gate electrically coupled to the first node (58) and a sixth source electrically coupled to the second voltage (GND); a seventh transistor (42) having a seventh source electrically coupled to the second node (junction of transistors 41-43), a seventh drain electrically coupled to the second drain (the

Application/Control Number: 09/903,239 Page 7

Art Unit: 2816

connection of transistors 42 and 31 at node 50), and a seventh gate electrically coupled to a first input signal (ina); an eighth transistor (45) having an eighth drain electrically coupled to the first drain (the connection of transistors 45 and 34 at node 52), an eighth source electrically coupled to the third node (junction of transistors 44-46) and an eight gate electrically coupled to the first input signal (ina); a ninth transistor (43) having a ninth source electrically coupled to the second node (junction of transistors 41-43), a ninth gate electrically coupled to a second input signal (inb) and a ninth drain electrically coupled to the fourth drain (the connection of transistors 43 and 35 at node 54); and a tenth transistor (46) having a tenth drain electrically coupled to the third drain (the connection of transistors 46 and 38 at node 56), a tenth gate electrically coupled to the second input signal (inb) and a tenth source electrically coupled to the third node (junction of transistors 45-46). Note that the preamble recitation "for providing common-mode rejection while providing differential-mode amplification" on lines 1-2 is merely intended use.

With respect to claim 8, Figure 2 of the Zhang reference shows that the first transistor (34), the third transistor (38), the fifth transistor (41), the seventh transistor (42) and the ninth transistor (43) each include a p-channel device.

With respect to claim 9, Figure 2 of the Zhang reference shows that the second transistor (31), the fourth transistor (35), the sixth transistor (44), the eighth transistor (45) and the tenth transistor (46) each include an n-channel device.

With respect to claim 10, Figure 2 of the Zhang reference shows that second voltage (GND) is electrically coupled to a common ground (GND).

Application/Control Number: 09/903,239 Page 8

Art Unit: 2816

Response to Arguments

5. Applicant's arguments filed on 9/23/03 have been fully considered but they are not persuasive.

Applicant argues that the circuit according to the present invention is not equivalent to the circuit disclosed in Zhang based on an affidavit from Mr. Curtis Preuss who performed a comparative testing between a circuit according to the present invention and a circuit according to Zhang and analyzed the results from the comparative testing. However, this argument is not persuasive because Mr. Curtis Preuss did not perform a comparative testing between a circuit of the present invention and the circuit of Zhang after modification of the Zhang's circuit (i.e., each of the transistors M13, M12, M8, and M9 in Figure 2 of Zhang is replaced by a passive resistor which is discussed in the above 103 rejection). Note that the claims are not rejected under 35 U.S.C. 102, so the circuit in Zhang cannot be compared before it is modified. Because the claims are rejected under 35 U.S.C. 103, the circuit in Zhang can only be compared with the circuit of the present invention after the circuit in Zhang is modified.

Applicant also argues that "although the circuit in Zhang if modified results in an circuit identical to one disclosed the present invention, it is the circuit in the present invention that teaches passive biasing and not Zhang's circuit. Zhang teaches active biasing because Zhang employs a transistor (FET), which is an active device and not passive device. The FET is equivalent to a resistor when the FET is on (Sasaki, Fig. 4©, Col. 1, lines 20-22). The FET has to be active for it to be equivalent to a resistor, which is what Zhang discloses. Therefore, Zhang does not disclose passive biasing". However, this argument is not persuasive because, again, the claims are rejected based on 35 U.S.C. 103, not 35 U.S.C. 102. The Zhang reference, by itself,

Art Unit: 2816

does not disclose passive biasing, but the Zhang's circuitry (after it is being modified) disclosed passive biasing elements (because each of the transistors M13, M12, M8, and M9 in Figure 2 of Zhang is replaced by a passive resistor which is discussed in the above 103 rejection).

Applicant also states that "the affidavit from Mr. Preuss shows that the circuit in Zhang does not have equivalent advantages as those of the present invention" and "the resistance is different between a FET and a resistor and the voltage output from a circuit according to Zhang has more distortion and less band width". However, this argument is not persuasive because the comparison was based on the Zhang's circuit before it is modified. Again, note that the claims are not rejected under 35 U.S.C. 102, so the circuit in Zhang cannot be compared before it is modified. Because the claims are rejected under 35 U.S.C. 103, the circuit in Zhang can only be compared with the circuit of the present invention after the circuit in Zhang is modified.

In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5

USPQ2d 1596 (Fed. Cir. 1988) and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, because each of the gates of the transistors 32, 33, 36 and 37 of the bias circuit in Figure 2 of the Zhang reference is connected to a respective fixed power supply voltage (the gate of p-channel transistors 33 and 37 connected to ground, and the gate of n-channel transistors 32 and 36 connected to power supply Vdd) so transistors 32, 33, 36 and 37 will remain on during switching (see Col. 7, lines 37-41 of Sasaki), so each of the transistors 32, 33,

Page 10

Application/Control Number: 09/903,239

Art Unit: 2816

36 and 37 functions as a resistor. Therefore, it is obvious to one having an ordinary skill in the art at the time the invention was made to replace each of the transistors 32, 33, 36, and 37 with a resistor because they are functionally equivalent. Thus, in this modification, the bias circuit (32,

33, 36 and 37) is a passive bias circuit which includes four resistors. Further, as discussed in the

above 103 rejection, the advantage of using passive resistor because the impedance of passive

resistor inherently is linear.

Conclusion

6. Any inquiry concerning this communication or earlier communications from the examiner should be directly to Examiner Long Nguyen whose telephone number is (703) 308-

6063. The Examiner can normally be reached on Monday to Friday from 8:30am to 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tim Callahan, can be reached at (703) 308-4876. The fax number for this group is (703) 872-9318. The After Final fax number is (703) 872-9319.

Any inquiry of general nature or relating to the status of this application or proceeding should be directed to the group receptionist whose telephone number is (703) 308-0956.

LN

Date: October 6, 2003

Long Nguyen

Lagregay

Art Unit: 2816